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Thin-film III-V solar cells using epitaxial lift-off 
G.J. Bauhuis, P. Mulder and J.J. Schermer 
Abstract Epitaxial lift-off is used to create thin-film III-V solar cells without sac-
rificing the GaAs wafer. It is based on selective etching of an AlAs release layer 
between the wafer and the cell structure using an HF solution. The wafer can be 
reused for subsequent deposition runs thereby reducing the cost of the cells. The 
thin-film cell can be transferred to any new carrier, e.g. glass, plastic, silicon or 
metal foil. Although epitaxial lift-off was first demonstrated in 1978, it took until 
the 1990s to make significant progress in understanding the process and devising 
new ways to increase the etch rate. The first single-junction epitaxial lift-off cells 
were made in 1996. Thin-film cells offer new cell applications based on their flex-
ibility, low weight and possibility to deposit the cell structure in reverse order. 
Today the world record for single-junction cells is held by a thin-film GaAs cell, 
who’s performance is partly based on the increased photonrecycling factor in cells 
with a backcontact acting as a mirror. Also state of the art tandem and inverted 
metamorphic thin-film cells have been demonstrated. 
Keywords  Epitaxial lift-off · thin-film · III-V solar cell · photonrecycling · in-
verted metamorphic 
  
 
 
 
G.J. Bauhuis 
Radboud University Nijmegen, Institute for Molecules and Materials, Heyendaalseweg 135, 
6525 AJ Nijmegen, the Netherlands 
e-mail: g.bauhuis@science.ru.nl 
 
P. Mulder 
Radboud University Nijmegen, Institute for Molecules and Materials, Heyendaalseweg 135, 
6525 AJ Nijmegen, the Netherlands 
e-mail: p.mulder@science.ru.nl 
 
J.J. Schermer 
Radboud University Nijmegen, Institute for Molecules and Materials, Heyendaalseweg 135, 
6525 AJ Nijmegen, the Netherlands 
e-mail: j.schermer@science.ru.nl 
2  
1 Introduction 
III-V solar cells are usually not referred to as thin-film cells, because the cell 
structures are deposited on relatively thick GaAs or Ge wafers in order to obtain 
high quality single crystalline material. These materials are direct band gap semi-
conductors with high absorption coefficients, therefore a thickness of only a few 
micrometers is sufficient to absorb the light that the cell can convert into electrici-
ty. In the present wafer-based fabrication techniques, the cell structure and the wa-
fer are processed together to a thick solar cell. The wafers are expensive (about 
$100 for a 4 inch diameter GaAs wafer) and determine a significant part of the 
cost of III-V cells. Therefore it makes sense to separate the cell structure from the 
wafer. This leaves a thin-film structure, that can be transferred to a low cost for-
eign carrier, and the wafer which, after reconditioning, can be reused for the depo-
sition of the next cell structure. Currently, the most mature technique to do this is 
Epitaxial Lift-off (ELO) where the separation is done by selective wet etching of a 
thin release layer between cell structure and wafer. ELO is based on the extremely 
high etching selectivity of >10
6
 [1,2] for an AlxGa1-xAs (x>0.6) release layer clad-
ded between GaAs layers in an aqueous HF solution. In fig.1 schematic presenta-
tions of the wafer-based and thin-film production processes are shown. 
 
 
Fig. 1  Schematic representation of the production process for wafer-based III-V cells (left) and 
thin-film cells using epitaxial lift-off with the potential of substrate reuse (right). 
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Apart from the cost aspect, thin-film III-V cells have a number of benefits with re-
spect to wafer-based cells, i.e. low weight, flexibility, different cell concepts as the 
inverted metamorphic cell [3] where the cell structure is deposited in inverse or-
der. In the third paragraph of this chapter a more extensive overview of the thin-
film cell properties will be given. 
In 1978 the first attempts to separate devices from a GaAs substrate were de-
scribed by Konegai et al. [4] using the so-called Peeled Film Technology. A wax 
layer was applied to support the circa 30 µm thick, LPE grown, fragile thin-film 
during the etching of a 5 µm thick release layer. After this first attempt, the meth-
od was abandoned for a long time because the lateral etch rate was too low to be 
of any practical use. Almost a decade later, it was noted that if the film structures 
have a thickness in the range of a few micrometers, the tension induced by the 
wax support layer causes the III/V film to curl up as it becomes undercut [5]. This 
was concluded to be beneficial for removal of the etch products during the pro-
cess. The release layer thickness was reduced to the 10-100 nm range. As a result 
the lateral etch rate of the now named Epitaxial Lift-off process was raised to 
about 0.3 mm/h [6]. Using this process many GaAs but also InP based devices 
such as photodiodes [7,8], LEDs [9,10], lasers [11,12], HEMTs [13] and FETs 
[14] transferred to silicon, sapphire and glass plates were demonstrated. However, 
the process still suffered from some severe limitations. First of all the etch rate 
was fairly low. As a result the demonstrated devices were generally limited to sev-
eral millimetres in size. ELO was typically performed by preparing the samples 
with wax and submerging them in the HF solution until the thin-films were found 
floating in the solution which could, depending on size, take up to several days. 
Secondly the tension induced by the wax could not be controlled well, which 
made it difficult to improve the process. For industrial utilisation it was essential 
to obtain a better control over the technique so that the process could be optimized 
for the separation of large area devices at sufficiently high etch rates. With this 
goal in mind the work on ELO at the Radboud University Nijmegen was started in 
the mid 1990s. An ELO setup was developed to allow for a systematic investiga-
tion on the basic parameters that determine the etch rate [3,15,16,17,18,19] and a 
model to describe the process was developed [20,21]. By making some essential 
modifications to the original ELO method, like the use of a temporary flexible car-
rier and applying a controlled force to allow the etchant to reach the etch front, the 
etch rate increased by more than a factor of 100 to rates well above 30 mm/h 
[16,19,21]. The ELO method has evolved to a process capable of separating layer 
structures from entire wafers (fig.2). Conventional photolithography techniques 
and wet chemical etching can be used to process the thin-film into a cell, with no 
loss in material quality or efficiency. 
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Fig. 2  Epitaxial lift-off of wafer sized thin-film structures. Upper picture a 2 inch GaAs wafer 
and thin-film structure on a flexible carrier after ELO. Picture below three thin-film structures re-
trieved from a single 4 inch Ge wafer. 
2 The Epitaxial lift-off process 
The basis of the Epitaxial Lift-Off  process is the application of a thin, typically 10 
nm, AlxGa1-xAs  (with x > 0.6, mostly x is taken as 1) release layer deposited on 
the wafer before the actual III-V cell structure. Since AlGaAs has a lattice con-
stant that is almost identical to GaAs, only a minimal additional lattice misfit 
strain is introduced and the perfect crystal structure of the wafer can be main-
tained. During the ELO process the release layer is removed by wet chemical etch-
ing in an HF solution, while keeping the cell structure free of damage. It is essen-
tial to force the crevice open to allow transport of reaction products to and from 
the etch front. Using a wax support layer makes it difficult to control the parame-
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ters that determine the etch rate. At the Radboud University Nijmegen a weight-
induced epitaxial lift-off (WI-ELO) process was developed to investigate the etch 
mechanism and study the process parameters. In the WI-ELO setup an HF re-
sistant temporary carrier is mounted on top of the epilayer structure. This carrier, 
typically a plastic foil, provides continuous support and allows for manipulation of 
the thin film during and after the lift-off process. A weight attached to the foil is 
used as a controllable external force to the film to open the crevice with a radius of 
curvature R. 
 
 
Fig. 3  Setup used for the weight-induced epitaxial lift-off process with plastic container, pump 
and temperature controlled HF reservoir. This setup can be used for 4 samples in parallel. On the 
right a detail of a support rod with small area sample, foil, weight and HF supply probe. The set-
up is shown with the samples in mounting position above the container. After mounting the four 
samples are simultaneously lowered in the container and the etch process is started. 
A process was developed in which the sample with the carrier is mounted upside 
down in a closed container (see fig.3 and 4a) [15,16]. In the initial set-up, a satu-
rated vapour is created by the HF solution in the container. Under these conditions 
one droplet of etch solution positioned on the plastic foil against the edge of the 
sample on the side of the weight is generally sufficient to separate the epitaxial 
film from its substrate. In a later stage, the setup was modified to supply fresh 
etchant to the etch front at all times by a continuous flow of HF solution in order 
to maintain a constant etch rate. A disadvantage of this setup is that if the lift-off 
proceeds, the foil easily bends too much. This frequently results in cracking of the 
epitaxial layer structure in the final part of the process. For this reason a setup was 
developed in which the slit is forced open with a constant radius of curvature by 
guiding the foil and the part of the film that is separated over a curved surface (see 
fig. 4b). The size of the curved surface can easily be scaled-up to adapt for differ-
ent wafer diameters. The process was demonstrated for 2 and 4 inch wafers (see 
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fig.2) but there is no fundamental limitation to scale-up the process towards larger 
wafers. 
 
Fig. 4  Schematic representation of the ELO process: (a) WI-ELO setup with a weight attached 
to the foil, (b) wheel setup for a constant radius of curvature.  
The reaction of AlAs with an aqueous HF solution is complex. In a systematic 
study the solid, aqueous and gaseous reaction products of the etch process in the 
absence of transport limitations were examined by a number of techniques [20]. It 
was found that aluminium fluoride, both in solid form as well as in solution, and 
arsine gas are formed. Also oxygen related species like AsO
+
, AsOH
-
 and AsO2
+
 
were detected indicating that solid arsenic is oxidated as an intermediate step in 
the reaction. The etching chemistry can be described by a set of overall reactions 
given by: 
              →        [     (   )   ]
(   )   (   )        (1) 
with n = 0,1,2,3. If the etch process takes place in the ELO geometry (i.e. through 
a narrow crevice) transport limitations have to be taken into account. The fact that 
the ELO process can be maintained with a constant high etch rate over a long pe-
riod of time if the crevice is bended open, indicates that the reaction products with 
a relatively low solubility are at least removed a sufficient distance away from the 
etch front before they eventually are re-deposited at the walls of the crevice (see 
fig.5a). AFM surface analysis of the substrate and thin-film after ELO confirm the 
re-deposition of material during the process (see fig.5b) [21]. Initially the deposits 
were suspected to be mainly AlF3·H2O, but in a later stage SIMS analyses indicat-
ed that solid arsenic is a major compound in the re-deposited material [55]. This 
explains the fact that we were never able to detect gaseous AsH3 during ELO pro-
cesssing. Furthermore it is found that the presence of oxygen in the etching envi-
ronment accelerates the etching process, while under the same conditions a total 
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absence of oxygen resulted in the process coming to a halt [19]. This seems to in-
dicate that without oxygen the re-deposition of solid arsenic more easily results in 
total blocking of the etch front while oxygen by removing arsenic as As2O3 pre-
vents or undoes this blocking mechanism allowing the ELO process to continue. 
 
 
Fig. 5  (a) Schematic representation of the situation during the ELO process where reaction 
products are deposited on the thin-film and the substrate surfaces, (b) AFM image of the sub-
strate surface side after lift-off. The scale is given in micrometers. 
3.1 Key process parameters 
 
For the application of ELO the process needs to have a sufficiently high etch rate. 
It is and always will be a relatively slow process. With an etch rate of less than 1 
mm/hour it initially took more than a day to lift-off a 2 inch diameter thin-film 
structure. Therefore an important goal was to speed up the process to a time scale 
of hours for lifting of a 4 inch thin-film, which is in the same order as the deposi-
tion time of the solar cell layer structures by MOCVD. To understand the chemis-
try and how the relevant parameters influence the etch rate, a diffusion and reac-
tion related model (DR model) was developed based on the notion that the overall 
etch rate Ve is determined by both the diffusion of HF to the etch front and its sub-
sequent reaction with the AlAs release layer [21]. According to this model Ve is 
given by: 
     
[  ]
     
 (2) 
with [HF] the HF concentration in the bulk of the solution and Rd+Rr the re-
sistance of the etch process related to diffusion and the reaction chemistry. The re-
sistances can be expressed as: 
(a)                                                          (b)
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 √   [    ]
√   
  
    
   (3) 
and          
 
 
  
     
       (4) 
With h the release layer thickness, R the radius of curvature, [AlAs] the molar 
concentration of solid AlAs, D0 the diffusion coefficient, Ea,d the activation energy 
for the diffusion of HF, T the temperature, A the Arrhenius constant and Ea,r the 
activation energy for the surface reaction. The WI-ELO setup was used to verify 
the model by determining the influence of some of the ELO process parameters on 
Ve. It was found that the DR model yields etch rates which are in quantitative 
agreement with those obtained experimentally. 
The linear dependence of Ve on the HF concentration was found experimentally 
for [HF]<15 mol/kg. For higher concentration Ve saturates, which indicates that 
the ELO process is limited in some way not accounted for by the DR model. The 
most likely explanation is that the exchange of molecules to the etch front is hin-
dered by an insufficient effective opening of the slit. 
 
 
Fig. 6  Lateral etch rate as a function of the phosphorus fraction in the AlAs1-yPy release layer. 
 
The etch rate is reaction-rate related by the dependence on the composition of the 
release layer. Because the lattice constant of AlAs is slightly higher than that of 
GaAs, there is a small negative in-plane strain ε present on the release layer. By 
adding small amounts of phosphores this strain can be varied. For 10 nm thick 
AlAs1-yPy, release layers, the etch rate was determined for y between 0 and 8%. 
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The results shown in fig.6 indicate a maximum Ve for y=2% at a small compres-
sive strain, with a 30% gain in etch rate with respect to AlAs (y=0). 
The release layer thickness influences the diffusion limited etch rate. At a fixed 
temperature and radius of curvature, 
     
 
√   
 (5) 
with α and β being constants. As shown in fig.7a this relationship is valid if h is 
not too low. In the range between 5 en 10 nm the etch process slows down, if h is 
decreased further the etch process comes to a halt. 
The radius of curvature R determines the opening angle of the crevice. R was var-
ied by applying different weights to the carrier [16]. The dependence of the etch 
rate on R is described by the sum of a constant and a term with Ve ~ R
-0.5
. Ve in-
creases as R is reduced. However, an increased curvature involves a higher risk of 
breaking the single crystal ELO films so care should be taken with the optimisa-
tion of this parameter. 
From the relationships 2, 3 and 4, it can be deduced that the etch rate increases ex-
ponentially with process temperature: 
          
 
   
   (6) 
For h=10 nm, Ve is raised by a factor of 5 if the temperature is increased from 
room temperature to 70 
o
C (fig.7b). For practical reasons T is limited to 100 
o
C 
and might best be kept at a value between 50-60 
o
C. 
 
Fig. 7  Lateral etch rate in 20% HF solution as a function of (a) layer thickness and (b) process 
temperature. 
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Other parameters that have been investigated as strain applied to the wafer during 
the lift-off process [17], n- or p-type doping levels in the release layer [3], alumin-
ium fraction x (must be >0.6) in the AlxGaAs release layer [3], the addition of a 
surfactant or anti-foaming agent [22] do not influence the etch rate to the same ex-
tent. 
In summary, it can be concluded that for optimized practically applicable settings 
an etch rate exceeding 30 mm/hr is feasible, resulting in a lift-off time of around 3 
hours for a 4 inch wafer. 
 
3.2 ELO methods for small area devices 
 
Alternative approaches for ELO are directed to the production of microchips using 
a transfer-printing technique to peel and print a large number of small thin-film 
structures onto glass or plastic [23]. The layer stack for this method is identical to 
other ELO methods: a device structure that is grown over an AlAs release layer, 
only in this approach the AlAs layer is much thicker (1 µm) than generally applied 
for the full area lift-off. In this method not the entire wafer area is lifted off, but 
small area device structures. To do this, before lift-off the material is separated in-
to square blocks by vertical etching through the device structure to enable expo-
sure of the release layer to HF by immersion. Each individual device is then trans-
fer printed one at a time, in a step and repeat fashion, onto the carrier. 
An interesting feature of the transfer print method is that several device structures 
separated by release layers can be deposited in a single growth run and released 
one by one. This technique has been demonstrated for a trilayer assembly with 
single-junction GaAs solar cells. The cells show a slight decrease in performance 
from the top to the bottom cell, which is attributed to Zn diffusion. Yoon et al. 
[23] calculated a reduction in the cell’s growth cost of about 50% for a stack of 10 
cell structures. A serious drawback of this method is the small device area 
(<0.5mm
2
). Such small cells can be applied for CPV, but are less suited for large 
area (space) panels. 
Another small area lift-off approach developed by Horng et al. [24] is the use of 
cross-shaped pattern array to provide the etch path for the HF. After the cross-
shaped holes are etched, a 50 µm thick nickel layer covering only the device areas 
is applied by electroplating. The nickel is attracted by a magnet to decrease the 
etch time during etching in an HF bath and acts as the thin-film carrier after lift-
off. In this way, an entire wafer-sized thin-film structure is lifted-off simultane-
ously. The individual devices can be separated afterwards. The lateral etch rate 
decreases with increasing cell area (between 1x1 and 5x5 mm), but is always be-
low 1 mm/hr. 
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3 Epitaxial lift-off cells 
Conventional triple junction cells grown on Ge have their limitations. They are in-
flexible, brittle and relatively heavy. Therefore wafer-based cells require some 
kind of structural support to prevent damage. Thin-film III-V cells produced with 
the ELO technique offer new opportunities for device design, based on the fact 
that the thin-film carrier can be selected on its material properties rather than crys-
tal growth demands. Fig.8 shows an example of flexible thin-film cells with a 
metal backing. Substrate reuse and thus lower cell cost has been the main driver 
for the development of ELO thin-film cells, but apart from this there are many in-
teresting new concepts and applications which are not possible for wafer-based 
cells. 
 
 
Fig. 8  Flexible ELO thin-film cells with a metal foil backing. 
3.1 Thin-film III-V cell development 
 
The first good quality thin-film III-V cell, a 4 cm
2
 GaAs cell with a 23.3% effi-
ciency, was made by Kopin in 1990 [25] at a time when the best wafer-based 
GaAs cell performance was 25.1%. The thin-film was not lifted off chemically 
like in ELO but mechanically using the CLEFT (Cleavage of Lateral Epitaxial 
Films for Transfer) technique [26]. The cell was used in a mechanical tandem in 
combination with CIS bottom cell. The total efficiency was 25.8% which made it 
the best mechanically stacked tandem cell at that time intended for use in space. 
No progress in CLEFT was reported after 1990. 
The first cell results for ELO GaAs cells were presented in 1996 [27,28]. Lee et al. 
used the tension in the wax to produce small thin-film cells transferred to glass 
substrates after lift-off. Metallization and mesa etching were done prior to lift-off 
with both top and bottom contacts on the front side of the cell. The cell showed 
good open circuit voltage Voc  and short circuit current Jsc values, but a relatively 
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low FF due to a high series resistance. In the same year, using the large area lift-
off approach, research at Radboud University Nijmegen showed a thin-film cell 
that also had proper Voc and Jsc values, but with an even lower FF [28,29]. The ef-
ficiency was around 10%, compared to 24% for a wafer based cell with a similar 
layer structure. Metallisation for this thin-film cell was done after lift-off, with a 
full area back contact. Normally the cells undergo an anneal treatment at 450
o
C to 
reduce the contact resistance between metal contact and semiconductor. This was 
not possible for the thin film on the new host substrate, because of the differences 
in expansion coefficient between III-V material and the carrier, resulting in the 
cell’s low FF. Another problem was the choice for Al0.85GaAs as the window ma-
terial in the cell structure. The window is then also attacked by the HF during the 
lift-off, which required protection layers on the side walls that had to be removed 
afterwards. Also, as can be seen in fig.9 wiring of the cell was not done by bond-
ing but with a conductive paste. Notwithstanding these imperfections which indi-
cated that new approaches were required for several steps in the cell processing, 
the quality of the lifted-off material proved to be excellent showing the potential 
of the method. Gradually solutions were found to improve processing of the thin-
film cell on a foreign carrier up to the level of a record single-junction thin-film 
cell with an efficiency of 24.5% in 2006 [30].  
 
 
Fig. 9  One of the first operational ELO cells produced at Radboud University (left) and the first 
ELO cell reaching a thin-film cell record efficiency of 24.5% in 2006 (right). 
Fig.9 shows the visual improvements made from the first cell to this first record 
cell. Further tuning of the cell structure resulted in an equal 26.1% record efficien-
cy for a single junction GaAs cell in a regular wafer-based structure as well as in 
the thin-film configuration in 2009 [30]. This irrefutably demonstrates that the ma-
terial quality is not affected by the ELO process. The thin-film cell used a back re-
flecting mirror and a reduced base thickness, but with a value of 1.045 V the po-
tential raise in open-circuit voltage was not fully realized (see paragraph 3.3 of 
this chapter). Recently, Alta Devices demonstrated a thin-film GaAs cell with a 
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Voc of 1.122 V and an efficiency of 28.8% [31,32,33], which is the highest single-
junction cell efficiency up to now. ELO GaAs thin-film cells produced by several 
other groups confirm that there is no loss in material quality or cell efficiency after 
epitaxial lift-off [23,34,35,36,37]. 
From a lift-off perspective, multi-junction cell structures only differ from single-
junction GaAs cells in their higher thickness. This increased thickness can slow 
down the etch rate somewhat and thus increase the lift-off time, but this is normal-
ly not a problem. It was noticed that the InGaP etching behaviour for thin-films is 
not the same as for material on the wafer [38]. Therefore in the processing of the 
thin-film cells other etchants than HCl are preferred. Excellent ELO multi-
junction cells were produced by several groups including tandem cells [39,40] and 
IMM cells [41]. 
 
3.2 Low power to weight ratio/flexibility  
 
For space solar cells high efficiency, high radiation resistance, a low weight and 
flexibility are the desired features. Because of their highest power output wafer-
based III-V cells have been dominant over other cell types since the late 1990s. 
Wafer-based cells are mounted on a rigid honeycomb structure to prevent the wa-
fers from breaking, resulting in relatively high weight. A thin-film cell on a flexi-
ble host substrate does not require a rigid panel assembly. This introduces new 
low weight options for panel design. In the past, other attempts were made for 
thin-film space cells which used a-Si or CIGS materials. In Japan, the experiences 
with these thin-films have already been used to develop leightweight solar panels 
containing III-V cell solar sheets from dual-junction solar cells [42]. A panel con-
taining several sheets is unfolded using a pantographic structure. The power of the 
panel is 100 W/kg, compared to 50-70 W/kg for a typical rigid panel. Another ex-
ample of thin-film solar cells in space applications, where PV modules can be 
folded and rolled is given by Farah [43]. 
The cells flexibility and low weight in combination with a high cell efficiency can 
also be used for terrestrial applications, especially if portable power is required. 
For example, a 10.25x15.5 inch panel with 30 single-junction GaAs thin-film cells 
was tested for application as battery charging device for the military [44]. The 
panels, with the cells laminated between two sheets of transparent fluoropolymer 
film, have an efficiency of 19.6% which is considerably higher than the currently 
used 7.8% CIGS panels. 
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3.3 New device designs 
 
Wafer-based cells have a full area back contact. A thin-film cell allows acces to 
the backside of the device. This makes it possible to apply a metal grid on front 
and back side. In this design the cell can be used as a bifacial cell [45] where illu-
mination takes place from both top and bottom side using a relatively cheap mirror 
setup. 
Such a cell can also be applied as semi-transparent cell for mechanical stacking on 
a lower bandgap cell. An example is a thin-film InGaP cell combined with a Si 
cell [46] or an InGaAsP/InGaAs tandem cell grown on InP combined with a GaAs 
cell [47]. In fig.10 an InGaP and GaAs semi-transparent cell are shown. The In-
GaP cell is illuminated from the bottom, which is the reason for the red color com-
ing from the transmitted photons with a wavelength above 650 nm. 
 
 
Fig. 10  Examples of thin-film cell designs: semi-transparant InGaP cell (left) and bifacial GaAs 
cell (right).  
In a thin-film cell with a full area back contact the metal (mostly gold or silver) al-
so serves as a mirror for non-absorbed photons. This doubles the optical thickness 
of the cell, so half of the wafer-based cell thickness is sufficient to absorb the light 
[48]. Using the reflectivity of the metal mirror, the thin-film cell can be designed 
to take advantage of the so-called photon recycling effect. This effect was already 
described in 1977 by Asbeck [49] and was experimentally confirmed by the very 
high photoluminescence lifetimes measured in GaAs layers cladded by AlGaAs 
[50]. Photons emitted through radiative recombination in the active layers are con-
fined within the cell and likely to be re-absorbed. Effectively, the minority carrier 
lifetime in the base layer is raised potentially by one order of magnitude [51]. The 
recycled photons are emitted isotropically, in order to be re-absorbed with a high 
yield they have to be reflected on the back side by the metal mirror and on the 
front side by the large difference in refractive index between the III-V material 
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and air. Only 1/4n
2
 (2% for GaAs) of the recycled photons escapes on the front 
side [31], whereas the reflectivity of a gold or silver mirror on GaAs can be as 
high as 94-96%. For optimal light trapping, loss mechanisms as interface recom-
bination at the window/emitter or BSF/base interface, absorption in the contact 
layers and non-radiative recombination in the active layers and at the perimeter 
must be kept as low as possible. In good quality GaAs, bulk non-radiative recom-
bination is much lower than the radiative recombination. Perimeter recombination 
(non-radiative) can become a significant fraction of the total recombination for 
small area cells. 
The saturation current density J0 of a thin-film cell is given by [51]: 
      
  
 
  
 [
 
   
 
 
   
 
 
 
] (7) 
where Na is the base carrier concentration, W is the width of the base layer, φ is 
the fotonrecycling factor, τ is the (radiative or non-radiative) lifetime and S is the 
recombination velocity at the base-BSF heterointerface. Assuming τnr>>φτr and 
φ=10 a value of 2x10-21 A/cm2 for J0 is calculated for a GaAs cell. Using a realis-
tic short circuit current of 29 mA/cm
2
,
 
an open circuit voltage of 1.15 V can be 
calculated from 
      
  
 
[  (
   
  
  )] (8) 
Calculations done by Miller et al. [31] based on the Shockley-Queisser limit also 
indicate that Voc will be close to 1.15 V for a thin-film cell with a 100% mirror re-
flectivity. For a wafer-based GaAs cell they calculated a maximum Voc of 1.08 V. 
This difference between thin-film and wafer-based cells is confirmed by the ex-
perimentally obtained best Voc values for GaAs cells: 1.122 V [32] and 1.038 V 
[30], respectively. The best single junction thin-film cell currently has an efficien-
cy of 28.8% [32] compared to 26.4% for a cell on the wafer [52]. Therefore, by 
applying a high-quality mirror on the back of a thin-film cell, the GaAs single-
junction cell efficiency can be increased by 9% (relative) with respect to a wafer 
based-cell. 
Current state of the art III-V cells are 3-junction cells consisting of the active ma-
terials InGaP, (In)GaAs and Ge (fig.11a). These cells are limited in efficiency by 
the Ge bottom cell, which, with 0.7 eV has a lower bandgap than desired. Future 
cells will likely feature 4, 5 or even 6 junctions in order the increase the efficiency 
to values above 45% under concentration [53]. This is not possible with only lat-
tice matched materials grown on GaAs or Ge. An example of a new multijunction 
approach initiated by NREL [1,54] is the inverted metamorphic (IMM) cell where 
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graded buffer layers are used to alter the lattice constant to accommodate the 
growth of InGaAs subcell material with a 1.0 eV bandgap. The InGaP and GaAs 
subcells with the lattice constant of the substrate are grown first. Then gradually 
the lattice constant is increased, as shown schematically in fig.11b, using a graded 
buffer. Finally, the InGaAs subcell is grown with the new lattice constant. The cell 
structure is grown in inverse order, and this implies that after growth the wafer 
and cell structure need to be separated to facilitate use of the cell in the “sunny 
side up” direction (fig.11b). The epitaxial lift-off process can be used for this sep-
aration. IMM cells have been demonstrated with efficiencies of 40.8% (AM1.5, 
326 suns concentration) for 3-junction [28] and 32.0% (AM0, 1 sun) for 4-
junction cells [55] and have the potential for further increase in number of junc-
tions and efficiency. 
 
Fig. 11  Schematics of (a) conventional 3-junction cell on wafer and (b) 3-junction IMM cell 
where epitaxial lift-off is used to separate the cell structure from the wafer. The high bandgap 
subcells (InGaP and GaAs) are deposited lattice matched followed by the metamorphic InGaAs 
subcell. 
 
4 Substrate reuse 
One of the aims of ELO is to allow multiple reuse of the wafer after lift-off to re-
duce cell cost. Ideally, a minimum of wafer re-preparation between consecutive 
1.9 eV InGaP cell  0.8 µm
1.4 eV GaAs cell  3.8 µm
0.7 eV Ge cell
and substrate         300 µm
1.0 eV InGaAs cell 3.5 µm
1.9 eV InGaP cell 0.8 µm
1.4 eV GaAs cell        2 µm
GaAs substrate 300 µm
AlAs release layer 0.01 µm
graded MM buffer        3 µm
1.0 eV InGaAs cell 3.5 µm
1.9 eV InGaP cell    0.8 µm
1.4 eV GaAs cell  2 µm
ELO, 
Flip-over,
Metallisation and
ARC deposition
(a)        (b)
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lift-offs is required. However, exposure to the HF solution increases the surface 
roughness of the wafer on a nanometer scale. The roughness is about 0.3 nm for 
new so-called epi-ready wafers and between 2 and 4 nm for wafers that have been 
subjected to a 20% HF solution for 21 hours. In addition during ELO reaction res-
idues are left on the surface [56], mainly elemental arsenic. During storage of the 
etched wafer under ambient conditions, from this arsenic As2O3 particles are 
formed. As a consequence of surface roughening and contamination, a re-
preparation of the surface is necessary before the wafer is again suited for growth 
of a cell structure. 
The easiest method of preparation is the application of a polishing etch solution to 
reduce the surface roughness of the wafer after ELO. The smoothest surface is ob-
tained using an ammonia-peroxide solution. A wafer subjected to 21 hours in HF 
appears clean and smooth to the naked eye after exposure to the polishing etchant 
and the roughness is reduced to 0.4 nm [57]. Is this sufficient for wafer reuse for 
solar cells? In fig.12 the IV-curves of two GaAs cells from the same reused wafer 
are shown together with the curve from a thin-film cell grown a new wafer. Clear-
ly, chemical polishing with only ammonia-peroxide results in a serious deteriora-
tion of the cell performance and a non-uniformity over the wafer. The conclusion 
can only be that this procedure does not sufficiently remove all surface contamina-
tion that is left after ELO. 
 
Fig. 12  IV-curves of thin-film GaAs solar cells lifted-off from new and reused substrates. The 
wafers that have been treated with a polishing etchant show a clear degradation in performance, 
whereas the chemo-mechanically treated wafers show identical performance to cells from new 
wafers. 
A second reclaim method is to subject the wafers to a procedure that includes a 
mechanical polishing step which is also used in the fabrication of epi-ready GaAs 
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wafers as purchased from a commercial wafer vendor. In this process first any sur-
face contamination is removed, followed by a chemo-mechanical planarisation 
process to polish the surface. The minimum thickness loss of the GaAs wafer is 
about 10 µm, so multiple reuse of a wafer is viable. This reclaim process is com-
mercially available at a price which is typically in the order of 15-20% of the 
regular price for new GaAs wafers. It has been demonstrated [57] that with 
chemo-mechanical polishing of the wafers a series of consecutive thin-film solar 
cells without any reduction in cell performance can be produced (see fig.12). 
A third option is the use of protection layers deposited on the wafer before the re-
lease layer in order to avoid direct contact between the HF etchant and the wafer 
surface. After lift-off the protection layers can be selectively removed by wet 
chemical etching before the wafer is loaded into the reactor chamber. Lee et al. 
[58] have subjected a wafer with protection layers on top to an HF solution for 48 
hours to simulate the ELO process. They found a similar roughness for the surface 
after etching of the protection layers as for a new wafer. Cells grown on these two 
types of wafers showed an identical performance. Horng et al. [24] produced sin-
gle-junction wafer-based GaAs cells on recycled wafers that were used for ELO 
up to four times. After each ELO step the protection layers were chemically 
etched and a new ELO structure consisting of protection layers, release layer and a 
3 µm thick GaAs layer, was grown. The performance of the cells decreased to be-
low 90% of the initial performance when the substrate was reused more than 
twice. This is attributed to an increase in the diode saturation current I0 caused by 
a lower material quality of the grown crystal. Both these papers show results of 
wafer-based cells on reused wafers. Up to now, good quality ELO thin-film cells 
grown on reused wafers with protection layers have not been demonstrated. 
5 Future perspectives 
With today’s record efficiency of 44.0% under a concentration of 942 suns [38] 
III-V solar cells have not reached their full potential. The multi-junction concept 
has the perspective of obtaining efficiencies above 45% and maybe even 50% un-
der concentration. New designs for cells with more than 3 junctions require the 
use of thin-film cells in some form [27,59,60] either as a free standing thin-film 
cell or in combination with cells grown on different wafer materials through a lay-
er transfer process. 
A basic method for obtaining a thin-film cell by etching/polishing of the wafer af-
ter growth is widely used [1,28,29], but this is an expensive method because the 
wafer, which has a large contribution in the total cell cost, is lost. Epitaxial lift-off 
offers the possibility of wafer reuse and is more and more maturing after being  
under investigation for more than 20 years, resulting in good quality cells and a 
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stable process. Other options, i.e. the controlled spalling technology [61,62], are 
still in its infancy. 
In the last five years, companies like Alta Devices [63] and Microlink Devices 
[26,50,52,54] have developed a wafer-scale, epitaxial lift-off manufacturing pro-
cess and are currently in pilot production. Activities in Europe are also initiated 
(tf2 devices). The transfer printing technique is adopted by Semprius to produce 
cells for CPV [64]. These commercial activities show the potential of ELO as a 
production method for III-V thin-film cells. The application of thin-film cells of-
fers new opportunities. In space cells the flexibility and low weight can lead to 
different design of the panels of which the first concepts have already been devel-
oped [24,25]. For terrestrial purposes these high-efficiency cells are initially used 
for mobile systems where the thin-film properties like low weight, non-brittleness, 
and flexibility can be exploited. Examples are unmanned aerial vehicles (UAVs), 
military applications as charging tents and backpacks, and consumer electrics 
(mobile phones). In a later stage wide scale application in CPV or flat panel PV 
can be expected. 
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